JPS6143744B2 - - Google Patents

Info

Publication number
JPS6143744B2
JPS6143744B2 JP58146317A JP14631783A JPS6143744B2 JP S6143744 B2 JPS6143744 B2 JP S6143744B2 JP 58146317 A JP58146317 A JP 58146317A JP 14631783 A JP14631783 A JP 14631783A JP S6143744 B2 JPS6143744 B2 JP S6143744B2
Authority
JP
Japan
Prior art keywords
address
virtual
address translation
real
translation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP58146317A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59132483A (ja
Inventor
Masao Kato
Koichi Ikeda
Kenichiro Noguchi
Kazuhiko Oomachi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP58146317A priority Critical patent/JPS59132483A/ja
Publication of JPS59132483A publication Critical patent/JPS59132483A/ja
Publication of JPS6143744B2 publication Critical patent/JPS6143744B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP58146317A 1983-08-12 1983-08-12 アドレス変換装置 Granted JPS59132483A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58146317A JPS59132483A (ja) 1983-08-12 1983-08-12 アドレス変換装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58146317A JPS59132483A (ja) 1983-08-12 1983-08-12 アドレス変換装置

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP52100501A Division JPS5858752B2 (ja) 1977-08-24 1977-08-24 アドレス変換装置

Publications (2)

Publication Number Publication Date
JPS59132483A JPS59132483A (ja) 1984-07-30
JPS6143744B2 true JPS6143744B2 (en]) 1986-09-29

Family

ID=15404933

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58146317A Granted JPS59132483A (ja) 1983-08-12 1983-08-12 アドレス変換装置

Country Status (1)

Country Link
JP (1) JPS59132483A (en])

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62159142U (en]) * 1986-03-25 1987-10-09

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7886126B2 (en) * 2005-01-14 2011-02-08 Intel Corporation Extended paging tables to map guest physical memory addresses from virtual memory page tables to host physical memory addresses in a virtual machine system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62159142U (en]) * 1986-03-25 1987-10-09

Also Published As

Publication number Publication date
JPS59132483A (ja) 1984-07-30

Similar Documents

Publication Publication Date Title
US5230045A (en) Multiple address space system including address translator for receiving virtual addresses from bus and providing real addresses on the bus
US5123101A (en) Multiple address space mapping technique for shared memory wherein a processor operates a fault handling routine upon a translator miss
JP3666689B2 (ja) 仮想アドレス変換方法
US4769770A (en) Address conversion for a multiprocessor system having scalar and vector processors
US4386402A (en) Computer with dual vat buffers for accessing a common memory shared by a cache and a processor interrupt stack
US4792897A (en) Address translation unit for translation of virtual address to real address using translation tables of multi-level hierarchical structure
JPH04319747A (ja) アドレス変換機構
JPH04320553A (ja) アドレス変換機構
JP2768503B2 (ja) 仮想記憶アドレス空間アクセス制御方式
JP2846697B2 (ja) キャッシュメモリ制御装置
US4984150A (en) Virtual memory control management system
EP0442474B1 (en) Apparatus and method for controlling cache memory
JPS5858752B2 (ja) アドレス変換装置
JPS6143744B2 (en])
JPH11345168A (ja) デ―タ処理システム内のキャッシュ・メモリにアクセスするための方法およびシステム
JPH06100987B2 (ja) アドレス変換制御方法
JP3447588B2 (ja) メモリ管理装置、方法及びプログラムを記憶した記憶媒体
US6226731B1 (en) Method and system for accessing a cache memory within a data-processing system utilizing a pre-calculated comparison array
JPH0336648A (ja) 電子計算機及びｔｌｂ装置とマイクロプロセッサチップ
JPH01226056A (ja) アドレス変換回路
JPS6349807B2 (en])
JPH0325644A (ja) 多重仮想アドレス空間制御装置
JPH05225064A (ja) アドレス変換装置及びバッファ記憶制御装置
JPH0816477A (ja) マルチプロセッサシステム
JPS6126100B2 (en])